

# Ultrathin Catalytic Condensers with engineered Pt/HfO<sub>2</sub> interfaces for charge modulation

Mostapha Dakhchoune<sup>†</sup>, Katelyn Groenhout<sup>†</sup>, Rachita Rana, and Yuriy Román-Leshkov<sup>\*</sup>

Department of Chemical Engineering, Massachusetts Institute of Technology; Cambridge, Massachusetts 02139, United States

<sup>†</sup> These authors contributed equally to this work

<sup>\*</sup> Corresponding author: yroman@mit.edu

**Abstract.** Catalytic condensers offer a flexible platform for programmable catalysis by modulating the electronic properties of active sites through applied voltage. Constructed as metal-oxide-semiconductor (MOS) stacks, these devices feature a high- $k$  dielectric separating two conductive films, with the top electrode serving as both a catalytic layer and charge distributor. Here, we enhanced the architecture of the catalytic condensers to improve charge distribution and localization. By reducing the hafnia dielectric thickness from 70 nm to sub-5 nm using an optimized Atomic Layer Deposition (ALD) process and integrating single-layer graphene as a charge distributor, we achieved a charge density of  $4.6 \times 10^{13}$  charges  $\text{cm}^{-2}$  without exceeding a leak current of  $100 \mu\text{A cm}^{-2}$ . Systematic ALD studies revealed that purge time affects the dielectric constant and resulting leak current, enabling the fabrication of a more electrically insulating and thin dielectric layer. These optimized condensers demonstrated leak currents as low as  $1 \text{ nA cm}^{-2}$  at  $1.0 \times 10^{13}$  charges  $\text{cm}^{-2}$ . The ultrathin catalytic condensers were then used to explore several new geometries aimed at maximizing charge accumulation per platinum atom. The most effective design, the "blanket condenser," featured small platinum nanoislands at the interface of the top electrode and hafnia dielectric, covered by either single-layer graphene or porous carbon nanotubes. This configuration effectively blanketed the nanoislands, closing the electrical circuit while minimizing the distance between the dielectric and the active nanoislands. Compared to a continuous platinum electrode, the blanket condenser enabled accumulation of significantly more charge per platinum atom, opening new opportunities for catalytic applications.

**Introduction.** Modulating the electronic properties of heterogeneous catalysts is a powerful handle used to influence catalytic activity and selectivity.<sup>[1-3]</sup> Traditional methods have relied on altering synthesis conditions or support materials to achieve the desired electronic effects on the active site. However, these approaches suffer from limitations, including the inability to adjust electronic states during catalytic cycles. Catalytic condensers have emerged as a promising solution to dynamically modulate charge at the catalyst-support interface during reactions.<sup>[4,5]</sup>

Catalytic condensers function as metal-oxide-semiconductor (MOS) capacitors where a thin ( $< 10 \text{ nm}$ ) metal electrode also serves as the catalytic surface.<sup>[6,7]</sup> By adjusting the applied voltage between the doped semiconductor and metal electrodes, the quantity of electrons or holes stored in the catalytic layer can be precisely controlled. This level of control provides access to unique electronic states in the catalyst and allows for dynamic modulation of these states during reactions.<sup>[8,9]</sup>

The degree of charge modulation in catalytic condensers depends on the total charge condensed,  $Q$ , which is the product of the device capacitance,  $C$ , and the applied voltage,  $V$  (i.e.,  $Q = CV$ ). In the pioneering work by Onn et al., catalytic condensers with a 70 nm-thick hafnia dielectric were fabricated, achieving capacitances ranging from 280 to 350  $\text{nF cm}^{-2}$ .<sup>[6,7]</sup> These devices featured a conductive catalyst layer composed of single-layer graphene (SLG) with platinum or amorphous alumina (2-10 nm) deposited on top. SLG is an ideal charge distributor due to its high electrical conductivity and atomic thickness.<sup>[10]</sup> Notably, devices without the catalyst layer exhibited a tenfold decrease in capacitance, suggesting a significant portion of the charge was stored within this layer. However, this decrease in capacitance could also result from differences between actual and measured graphene areas due to challenges in the graphene transfer process. It is thus plausible that in the presence of the catalytic layer, the thin platinum film reconnects any isolated islands of graphene, enhancing the measured capacitance.

In subsequent catalytic condenser work, the difficulties of working with graphene were circumvented by replacing the graphene layer with an amorphous sputter-coated carbon layer (1-10 nm).<sup>[11]</sup> This modification allowed for the scalable manufacturing of catalytic condensers from 1 cm<sup>2</sup> up to 42 cm<sup>2</sup>, achieving a room temperature capacitance of 195 nF cm<sup>-2</sup>. Further improvements were pursued by investigating alternative dielectric materials to improve both capacitance and breakdown voltage—the maximum voltage before device failure under a strong electric field. For example, Oh et al. increased capacitance to 1200 nF cm<sup>-2</sup> at room temperature using alternating nanolaminate layers of alumina (Al<sub>2</sub>O<sub>3</sub>) and titania (TiO<sub>2</sub>), though this approach suffered from relatively high leak currents (~1 μA at 1 V).<sup>[12]</sup> Leakage current is the undesired flow of current through the dielectric, leading to energy losses in catalytic condensers. Onn et al. also investigated using electrochemical double-layer capacitance with an ion-gel material, achieving up to 2,400 nF cm<sup>-2</sup> at room temperature, but with similarly high leakage currents.<sup>[13]</sup>


Despite these advancements, hafnia remains an excellent choice for catalytic condenser fabrication due to its high-temperature stability, large electrical breakdown window, high dielectric constant, and widespread availability.<sup>[14–16]</sup> This is reflected in extensive research aimed at improving the hafnia dielectric constant and reducing the leakage current in MOS devices and beyond. For instance, Gieraltowska et al. recently demonstrated that atomic layer deposition (ALD) parameters drastically impact hafnia layer quality, with increased growth temperatures boosting capacitance by up to 50%, while shorter ALD purge times reduce the measured dielectric constant.<sup>[17]</sup> Park et al. successfully reduced the thickness of ALD hafnia films to 4 nm using a discrete precursor feeding method, maintaining electrical insulation but with a leakage current of ~1 mA at 1 V.<sup>[18]</sup> Kukli et al. optimized deposition temperature to deposit 5 nm layers of hafnia with ~1 μA leakage at 1 V.<sup>[19]</sup> While these studies demonstrate the feasibility of fabricating ultrathin hafnia layers with insulating properties, leakage current remains a challenge for implementation in catalytic condensers for two main reasons: first, excess leakage resistively heats the device, complicating kinetic studies, and second, leakage current represents energy loss, reducing overall system efficiency.

In this work, we build upon foundational advances in catalytic condensers to enhance both their design and performance, focusing on two key areas: optimizing the hafnia dielectric layer to achieve ultrathin insulating layers (<10 nm) and redesigning the catalytic electrode geometry to maximize charge concentration within the catalytically active phase. By reducing the hafnia layer thickness, we increased the room-temperature capacitance of hafnia-based condensers by

nearly an order of magnitude—from approximately 200 nF cm<sup>-2</sup> to 2000 nF cm<sup>-2</sup>. Simultaneously, we reduced the leak current at 1 V to below 100 nA for all fabricated thicknesses (sub-5 to 75 nm). To simplify the catalytic condenser architecture, we removed the carbon layer, providing a more straightforward model for future studies on charge dynamics and ensuring that the charge is localized within the catalytic layer. We further leveraged the electrical properties of SLG to concentrate charge within dispersed nanoislands of platinum, thereby increasing the charge per platinum atom. Given that in a parallel plate capacitor the charge is primarily localized at the interface between the conductor and the dielectric,<sup>[20]</sup> when a catalyst is deposited atop the conductor, the catalytic layer is positioned at least 3 Å (the thickness of SLG) away from the charged interface. This separation may be sufficiently large to reduce electronically-induced changes in catalytic activity. To address this potential limitation, we developed an alternative architecture—the blanket catalytic condenser—which inverts the traditional electrode geometry by directly depositing platinum nanoislands onto the hafnia layer and electrically connecting them with a top layer of SLG. To further enhance the catalytic layer design, we replaced the SLG with a 2–4 μm-thick porous carbon nanotube film, providing better access to the catalytic sites.

## Results and Discussion

**Carbon-free catalytic condensers with an ultrathin hafnia layer.** The specific capacitance (nF cm<sup>-2</sup>) of catalytic condensers follows the parallel plate capacitor equation,  $C = k\epsilon_0 A/d$  (Equation 1), where  $\epsilon_0$  and  $k$  are the permittivity of vacuum and the dielectric material, respectively,  $A$  is the area of the conductive plates, and  $d$  is the dielectric thickness. The modulation of electron density in the catalytic layer of catalytic condensers can be enhanced by increasing the capacitance. To achieve this, we fabricated hafnia (HfO<sub>2</sub>) layers as thin as sub-5 nm, which drastically increased charge storage capacity. Figure 1a depicts this simplified catalytic condenser design where a slightly thicker film of only platinum (~3 nm) replaced the previously used carbon layer (~1 nm) with platinum on top (~1-2 nm). Scanning transmission electron microscopy (STEM) was used to investigate the morphology of the deposited films. As shown in Figure 1b, the STEM image shows that the hafnia layer is about 4.3 nm thick and uniform across the probed lamella domain (Figure S1). An amorphous interfacial layer (IL) exists between the hafnia and the positively-doped silicon (p-Si) layer, commonly formed during the ALD deposition process. This IL consists of hafnium silicates, with a gradient of composition from silicon-rich closer to the silicon substrate to hafnium-rich near the hafnia




**Figure 1. Fabrication and electrical characterization of ultrathin catalytic condensers.** a) Illustration depicting the simplified condenser design without a carbon charge distributing layer. The condenser is composed of p-Si, variable thickness of HfO<sub>2</sub> as dielectric, and 3 nm of platinum (p-Si/HfO<sub>2</sub>/Pt). b) STEM-HAADF image displaying the from top to bottom, carbon (C) protective layer, Pt, HfO<sub>2</sub>, IL, and p-Si. c) STEM-EDS mapping (left) and corresponding STEM-HAADF (right) image showing the same element distribution as in b). The IL shows the co-presence of Hf and Si signals suggesting that its composition is a hafnium silicate, Hf<sub>x</sub>Si<sub>(1-x)</sub>O<sub>y</sub>. d) Specific capacitance as a function of hafnia thickness ranging from 75 to 5 nm. The theoretical capacitance was calculated with parallel plate capacitor equation using a dielectric constant of 15. All the devices were fabricated with ALD at 275 °C and 1 second purges. e) Current-voltage (*I*-*V*) curves of representative devices in Figure 1d. Voltage windows [-1 V, +1 V] and scan rate of 1 V s<sup>-1</sup>. f) Leakage current as a function the charged condensed for all the thicknesses reported in Figure 1d. The red line shows the ALD optimized sub-5 nm device, with significantly lower leak current. Leak currents were truncated at 0 V since the value was not measured.

interface.<sup>[18,21–23]</sup> Additionally, the platinum layer exhibits a continuous polycrystalline phase, as indicated by the ordered arrangement of platinum atoms in Figure 1b. The high-angle annular dark field (HAADF) image in Figure 1b shows higher brightness for platinum in agreement with its higher atomic number, while a complementary bright-field (BF) image (Figure S2a-b) collected with a smaller scattering angle emphasizes phase contrast, with lighter elements appearing brighter. The BF image in Figure S2b helps better visualize the IL since oxygen possesses a lighter contrast with respect to silicon and hafnium.

Figure 1c shows the energy-dispersive X-ray spectroscopy (EDS) mapping analysis of the sample, confirming the elemental composition of the four layers.

The topmost layer consists of carbon, used as a protective layer during the focused-ion beam process to prepare the TEM lamella. Below this layer are the platinum (red), hafnium (dark green), oxygen (light green), and silicon (blue) layers. The EDS mapping also confirms the hafnium silicate composition of the IL, as it is rich in oxygen and displays distinct signals for both hafnium and silicon.

As shown in Figure 1d, the thickness of the hafnia layer was systematically reduced from the conventional thickness of ~70 nm down to sub-5 nm. The 5 nm device exhibited a capacitance of approximately 2050 nF cm<sup>-2</sup> when fabricated with a 1-second ALD purge time, representing an order of magnitude improvement compared to the 70 nm devices. We note that the



**Figure 2. Optimization of atomic layer deposition process.** a) Illustration of hafnia ALD steps. Throughout the process, there are alternating pulses of water (oxygen source) and tetrakis(dimethylamido) hafnium leading to layer-by-layer hafnia growth. b) Effect of deposition temperature on hafnia dielectric constant. Dielectric constant is calculated from capacitance and hafnia layer thickness using parallel plate capacitor geometry. All samples here have 10 s purge time. Standard deviation visualized as error bar. c) Effect of purge time on dielectric constant. Water purge and hafnium purge times were kept equivalent. Deposition is performed at 275 °C. Standard deviation visualized as error bars. d) Grazing Incidence XRD (Cu  $K\alpha$ ,  $\lambda = 1.5406 \text{ \AA}$ ) for as-synthesized hafnia films at 275 °C with thicknesses of 70, 35, and 10 nm. Pattern with vertical marks is for monoclinic hafnia phase. e) Atomic force microscopy (AFM) of hafnia film deposited at 275 °C with 10 second purges.

presence of the IL creates a capacitor with two dielectrics in series, which results in a total capacitance ( $C_{tot}$ ) given by  $\frac{1}{C_{tot}} = \frac{1}{C_{HfO_2}} + \frac{1}{C_{IL}}$  (Equation 2). Decoupling  $C_{HfO_2}$  and  $C_{IL}$  is challenging due to the difficulty of creating isolated, pure dielectric layers under the range of fabrication conditions explored. Renault et al. used a plasma-enhanced chemical vapor deposition method to deposit films of hafnium silicates,  $Hf_xSi_{(1-x)}O_y$ , with varying hafnium content, measuring dielectric constants in the range of 4 to 15 for different values of  $x$ .<sup>[24]</sup> Determining the exact capacitance of the IL is beyond the scope of this study; instead we measured an effective capacitance and dielectric constant resulting from the composite hafnia-IL layers. We note that as the hafnia thickness increases, the IL has less influence on the total capacitance. Note S1 provides detailed calculations showing that the IL cannot be solely composed of silica

( $SiO_2$ ), as the maximum capacitance of a device with 2 nm of  $SiO_2$  in series would be lower than what we measured for the p-Si/sub-5 nm  $HfO_2$ /Pt stack. We thus conclude that the IL is likely a composite of hafnium silicate with a dielectric constant higher than that of  $SiO_2$ .

The electronic properties of the condensers with various thicknesses were assessed through current-voltage ( $I$ - $V$ ) curves, as shown in Figure 1e. Cyclic voltammetry (CV) measurements were performed with a voltage range of +1 V to -1 V at a scan rate of  $1 \text{ V s}^{-1}$ , with all condensers exhibiting predominantly capacitive behavior. The corresponding leakage current as a function of the condensed charge per area is shown in Figure 1f. Devices with hafnia layer thicknesses greater than 5 nm exhibited extremely low leakage currents, consistently less than  $10 \text{ nA cm}^{-2}$ . The 5 nm-thick devices exhibited a low leakage current of  $< 70 \text{ nA}$  in the

same charge condensation window. However, the leakage current increased to 3000 nA at +2 V and 600 nA at -2 V, corresponding to a condensed charge of  $2.5 \times 10^{13} \text{ e}^-/\text{h}^+ \text{ cm}^{-2}$ . Although the leakage currents at  $\pm 2 \text{ V}$  are relatively high, these values are insufficient to induce any significant amount of resistive Joule heating.<sup>[13]</sup> Nonetheless, the leakage current still represents a continuous energy loss, as a constant supply of current is required to maintain the voltage difference. Therefore, minimizing leakage current or operating under conditions that balance sufficient charge condensation with low leakage is crucial to optimize energy efficiency. After optimizing the ALD process (*vide infra*), the sub-5 nm devices were refabricated under optimal conditions, resulting in consistent, low leak performance (red line in Figure 1f) with a similar capacitance of 2040 nF  $\text{cm}^{-2}$ . The sub-5 nm hafnia film achieves an equivalent oxide thickness (EOT) of 1.1 nm, meaning it provides the same capacitance as a 1.1 nm-thick silica layer. EOT is a standard metric used to compare the effective thickness of dielectric layers based on their capacitance. By comparing the performance of these hafnia layers with state-of-the-art hafnia films in MOS capacitors, we find that our films exhibit some of the lowest leakage currents at 1 V for an EOT of 1.1 nm (Figure S3).<sup>[25]</sup>

Using the 3 nm platinum layer as both an electrode and a catalyst simplifies the condenser design by eliminating the need for a carbon layer to distribute charge, while also ensuring that the bottom surface of the active (platinum) layer is charged.

### Optimization of atomic layer deposition process.

Optimization of the ALD process is critical to improving the performance of hafnia-based catalytic condensers. Figure 2a illustrates the five key steps of each ALD cycle. The process begins with the adsorption of a water monolayer on the p-Si surface, where a more uniform and complete monolayer results in higher-quality oxide films. After purging the water under vacuum, the hafnium precursor (tetrakis(dimethylamido) hafnium, TDMAH) is introduced, reacting with the adsorbed water to form  $\text{HfO}_2$ . Deposition temperature influences both adsorption and reaction kinetics. To explore this effect, we fabricated a series of 15-nm-thick hafnia catalytic condensers, keeping the purge time constant at 10 seconds but varying the ALD chamber temperatures. The specific capacitances of the resulting films were used to calculate the dielectric constant. As shown in Figure 2b, no significant difference in dielectric constant was observed between condensers fabricated at 100 °C and those at 275 °C. This result is in contrast with the findings by Gieraltowska et al., where higher deposition temperatures lead to significantly higher hafnia dielectric constant values.<sup>[17]</sup> This suggests that the behavior of hafnia at ultrathin interfaces may differ from

its bulk properties, or that the lower dielectric constant value of the IL hinders the extraction of the pure  $\text{K}_{\text{hafnia}}$ . We also note that our measured dielectric constant is the bulk value of both hafnia and the IL. For subsequent experiments, we selected the deposition temperature of 275 °C, as it yielded a smaller standard deviation in dielectric constant, providing more consistent results across samples.

In ALD, achieving the optimal chamber purge time is essential for high-quality film formation. If the purge time is too short, precursor oxidation reactions may occur in the vapor phase or lead to multilayers on the surface, while long purge times can deplete the surface monolayer, resulting in incomplete coverage. For a series of catalytic condensers fabricated at 275 °C, Figure 2c shows the hafnia dielectric constant for purge times ranging from 1 s to 15 s. In our devices, the ALD growth rate depended on purge time (Figure S4), with longer purge times resulting in lower growth rates. Further, the dielectric constant and resulting leak current were strongly influenced by film thickness (Figure S5). Accordingly, to ensure consistent film thicknesses across devices, the number of ALD cycles was adjusted so that all films were within 1 nm of each other. At 275 °C, a 5-second purge time generated the highest dielectric constant, nearly 20% higher than those obtained at longer purge times. This result reflects the tradeoff between short and long purge times for monolayer coating quality. Indeed, when using a 15-second purge time, only one out of four devices worked successfully as a capacitor (explaining the absence of the error bar), likely due to partial monolayer depletion, which resulted in a defective hafnia film. We note that the optimal 5-second purge time also resulted in significantly lower leak currents. As shown in Figure 1f, when comparing the thinnest device fabricated with a 1-second purge time (blue) to that with a 5-second purge time (red), the latter exhibited approximately an order of magnitude lower leak current at 1 V. This improvement enables the condensation of  $4.6 \times 10^{13}$  charges  $\text{cm}^{-2}$  while maintaining a leakage current below 100  $\mu\text{A cm}^{-2}$  where resistive Joule heating is negligible.<sup>[13]</sup>

To further investigate the differences between hafnia layers deposited under different ALD conditions, grazing incidence X-ray diffraction (GIXRD) was performed on hafnia films deposited at different temperatures, purge times, and film thicknesses (Figures 2d and S6). Films with a 75 nm thickness exhibited a crystalline monoclinic hafnia phase. However, reducing the thickness to 35 nm led to a significant decrease in crystallinity (Figure 2d). Films thinner than 35 nm were either amorphous or had crystallite sizes too small to be

detected by GIXRD (Figure 2d top spectrum). STEM-HAADF in Figure S7a-b shows that the hafnia film is composed of crystalline and amorphous domains. Namely, on the left side of the image, an atomic short-order range is detectable while on the right side, no clear crystalline domains were observed. This was a general trend across all the hafnia layer that was probed, alternating crystalline and amorphous domains. To confirm that the crystallinity of such thin films could be quantified using GIXRD, a 12 nm hafnia layer was calcined at 450 °C, resulting in the formation of a crystalline monoclinic phase (Figure S6b). GIXRD was also used to investigate the effects of temperature (100 °C and 275 °C) and ALD purge time (1, 2, and 10 s) on hafnia crystallinity (Figures S6a and S6c). In all cases, the films displayed XRD patterns consistent with amorphous structures or small, undetectable crystallite sizes.

Surface morphology and roughness are important parameters when depositing nm-thick continuous films. To assess the impact of deposition parameters on surface morphology, atomic force microscopy (AFM) was performed on samples deposited at 100 °C, 200 °C, and 275 °C. Figure 2e shows the exceptionally smooth AFM trace over a 1  $\mu\text{m}^2$  area for a hafnia film deposited at 275 °C with 10-second purges. For all temperatures, the films exhibited a consistent trend, with a mean roughness of approximately 0.1 nm (Figure S8 and Note S2). These measurements suggest that the absence of peaks in the GIXRD results could be attributed to the small crystallite size. Short-range order, however, can still be detected using techniques like STEM (Figure S7).

After optimizing the ultrathin hafnia layers, the next goal was to maximize the charge per platinum atom. Using the simplified catalytic condenser fabrication procedure (p-Si/HfO<sub>2</sub>/Pt) illustrated in Figure 1, we found that a platinum layer thickness of 3 nm is the minimum electrode thickness required to maintain a continuous conductive layer. Reducing the platinum thickness below this threshold results in a marked decrease in capacitance because of insufficient conductivity in the platinum layer.

**Single-layer graphene devices.** SLG is an excellent candidate for reducing the overall amount of catalytic material while enhancing the charge perturbation per atom. By depositing a high-quality, electrically conductive SLG sheet on top of the hafnia layer, it becomes possible to disperse isolated catalyst nanoislands across the graphene surface, significantly improving their dispersion (Figure S9). The transfer of


SLG from the copper support to the desired substrate is a tedious process prone to induce cracks and tears that alter the geometry and electrical properties of graphene.<sup>[26-28]</sup> Additionally, the state-of-the-art polymethylmethacrylate (PMMA) graphene transfer process often leaves behind surface residues, even after extensive cleaning treatments.<sup>[29-31]</sup> We adapted a paraffin-based transfer method, which was shown to improve cleanliness and reduce electrical resistance compared to traditional PMMA processes.<sup>[32]</sup>

As illustrated in Figure 3a, commercial SLG on copper was coated with a thin layer of a solution of paraffin and cyclohexane. Copper etching with a solution of iron chloride (FeCl<sub>3</sub>) followed by acid and water washing steps was carried out before transferring the SLG/paraffin onto the p-Si/HfO<sub>2</sub>.<sup>[33]</sup> After drying (Figure 3b) the paraffin was removed by soaking the entire device in hexane overnight, which yielded an indistinguishable layer except for the blade-cut edges (Figure 3c). The use of a solution instead of solid paraffin greatly simplifies the coating step as no substrate heating is required.

The quality of the graphene transfer process was evaluated using Raman spectroscopy to monitor for defects introduced after the transfer onto the p-Si/HfO<sub>2</sub> substrate. As shown in Figure S10, the graphene on copper was mostly composed of single layers, indicated by an I<sub>2D</sub>/I<sub>G</sub> ratio >2 (Table S1). Additionally, the graphene was defect-free, as no D peak was observed in any of the measurements. After transfer, the graphene maintained its defect-free nature and single-layer morphology, as confirmed by similar Raman results (Table S1).

Figure 3d shows the capacitance of p-Si/HfO<sub>2</sub>/SLG devices with hafnia thicknesses ranging from 5 to 70 nm (cyan color). At hafnia thicknesses greater than 20 nm, measured capacitances matched the theoretical capacitances expected for this geometry with a dielectric constant of 15. However, at ultrathin hafnia thicknesses, the specific capacitance of SLG-only devices was lower than the theoretical geometrical capacitance (gray line), Equation 1, with deviations up to 50%. Despite this discrepancy, capacitance was still more than an order of magnitude higher than previously reported values for similar devices.<sup>[7]</sup> The discrepancy between theoretical capacitance and the capacitance of SLG-based devices increased as the thickness of the hafnia layer decreased.

We hypothesized that the observed discrepancy could be attributed to the quantum capacitance of graphene, which is constrained by its limited density of states.<sup>[34,35]</sup> When the overall capacitance of a system is influenced by the density of states of one electrode, the




**Figure 3. Blanket and standard catalytic condenser fabrication with SLG and CNT films.** a) Illustration of SLG transfer process. b) Image of SLG coated with paraffin on p-Si/HfO<sub>2</sub>. c) Same device as in b) after removal of paraffin with a hexane bath at 60 °C overnight, the dotted-squared white line indicate the faded edges of the SLG contour. d) Specific capacitance of p-Si/HfO<sub>2</sub>/SLG catalytic condensers with varying HfO<sub>2</sub> layer thicknesses. The gray line indicates geometrical capacitance with  $k = 15$ . e) Illustration of fabrication of standard condenser architecture (p-Si/HfO<sub>2</sub>/SLG bottom cartoon and p-Si/HfO<sub>2</sub>/SLG/Pt top cartoon). f) Specific capacitance of standard catalytic condensers before (teal) and after (dark blue) the deposition of 0.5 nm of platinum.

total measured capacitance can be described by  $\frac{1}{C_{measured}} = \frac{1}{C_{geom.}} + \frac{1}{C_q}$  (Equation 3), where  $C_{geom.}$  is calculated from the parallel plate capacitor geometry and dielectric constant, and  $C_q$  is the potential-dependent quantum capacitance of graphene- which accounts for the changing chemical potential of an electron in graphene.

The data in Figure 3d support this hypothesis. For thicknesses larger than 20 nm, the capacitance of SLG devices aligns well with the geometrical capacitance, indicating  $C_q \gg C_{geom.}$  However, as  $C_{geom.}$  increases with decreasing hafnia thickness, the capacitance of the graphene-based devices shows a linear trend with thickness,  $d$ , rather than the expected  $d^{-1}$  relationship, indicating  $C_q \sim C_{geom.}$  When 0.5 nm of platinum was deposited on top of the p-Si/HfO<sub>2</sub>/SLG (Figure 3e), only a partial recovery (~25% increase) of the theoretical geometrical capacitance was observed, suggesting that a

fraction of the condensed charge resides in the disconnected platinum nanoislands (Figure 3f), while the majority of the charge remains concentrated in the SLG layer, which is closest to the dielectric. The partial recovery of capacitance after platinum deposition can be partly attributed to the limited coverage of the surface, with the platinum forming nanoislands that cover only about 65% of the area. (Figure S9).

**Blanket catalytic condensers.** In a parallel plate capacitor, the condensed charge is located at the interface between the electrode and the dielectric due to electrostatic attractive forces between the charges in the two plates.<sup>[20]</sup> In the catalytic condenser design described above, the charge stored in the platinum layer is significantly less than the total charge stabilized by the hafnia, as most of the charge is localized in the bottom graphene layer. Similarly, even when using the



**Figure 4. Blanket catalytic condensers.** a) Ensemble of p-Si/HfO<sub>2</sub>/Pt, the platinum layer does not form an electrically conductive layer. b) Blanket catalytic condenser with SLG as an electrically connecting layer for dispersed platinum nanoislands. c) Specific capacitance of blanket condensers (p-Si/HfO<sub>2</sub>/Pt/SLG, top-right cartoon) with varying thicknesses of HfO<sub>2</sub> (cyan data points). Gray line represents theoretical capacitance for  $k = 15$ . Black data is for standard condenser architecture with SLG (p-Si/HfO<sub>2</sub>/SLG/Pt, bottom-left cartoon), the dashed line it is for visual aid. d) Illustration of porous CNT blanket condenser fabrication process. e) Low (inset) and high mag top-view SEM images of CNTs on top of p-Si/HfO<sub>2</sub>/Pt. e) Low (inset) and high mag cross-sectional SEM images of CNTs on top of p-Si/HfO<sub>2</sub>/Pt. The images were taken with a tilt of 45°, but the scale bar was adapted, dividing it by  $\cos(45^\circ)$ . f) Cyclic voltammograms under various scan rates for the CNT-based blanket condenser fabricated on a 30 nm-thick hafnia layer.

simplified geometry shown in Figure 1, according to the Thomas-Fermi screening theory, the charge is confined

to interatomic distances, limiting the penetration of charge into the outer, catalytically active surface.<sup>[36]</sup>



To address this limitation, we developed “blanket catalytic condensers”, an alternative architecture where the active catalytic phase (e.g., platinum) is now in direct contact with the dielectric (Figure 4a) and the SLG covers the active phase, ensuring electrical conductivity between the disconnected platinum nanoislands (Figure 4b). Capacitance measurements of blanket catalytic condensers at hafnia thicknesses of 6 and 15 nm (Figure 4c, cyan data) show that these devices achieve higher capacitances than standard condensers with platinum on top of graphene, aligning closely with the expected geometrical capacitance values. This demonstrates that blanket catalytic condensers allow the dispersed platinum nanoislands to achieve the maximum condensable charge for a given hafnia thickness. Moreover, this result also indicates that the graphene transfer process is robust and yields a graphene area in alignment with the geometrical one, meaning the entire area is electrically connected.

However, because SLG is impermeable to even the smallest gas molecules (e.g., helium, with a kinetic diameter of 0.26 nm),<sup>[37]</sup> SLG-based blanket condensers are suitable primarily for spectroscopic measurements rather than catalytic applications. To adapt the blanket catalytic condenser for catalysis applications, we replaced the non-porous SLG layer with a carbon nanotubes (CNTs) film. The CNT film fabrication process is illustrated in Figure 4d. CNTs were dispersed in water *via* sonication with cetyltrimethylammonium bromide (CTAB) as a surfactant. The dispersion was vacuum filtered onto a mixed cellulose ester membrane (MCE) yielding a homogenous coating onto the filter. After the MCE membrane was dissolved in acetone, the CNT film was transferred to a water bath for washing. Finally, the CNT film was scooped with a p/Si/hafnia/Pt (5 Å) ensemble. The final device displayed a uniform CNT film (Figure 4d).

Figure 4e presents scanning electron microscopy (SEM) micrographs of the CNT film, displayed at both high and low magnifications (inset). The images reveal a uniform coating with a porous structure, where individual carbon nanotubes can be distinctly identified. The entanglement of the CNTs contributes to the film's mechanical stability, demonstrating strong adhesion properties as the film remained intact even after immersion in water. This robustness suggests potential applicability in liquid-phase reactions. The thickness of the CNT film can be adjusted by varying the concentration of CNTs in the solution. We fabricated films ranging from 2 to 4 μm in thickness, which were uniform across the entire sample (Figure 4f).

The electrical properties of the CNT-based blanket catalytic condenser were evaluated using CVs following the same protocol as for previous condenser architectures. The device exhibited a capacitance of approximately 500 nF cm<sup>-2</sup> with a 30 nm hafnia film (Figure 4g), which is in good agreement with the capacitance values observed in earlier catalytic condenser designs (Figure 1d).

**Conclusions.** Catalytic condensers with an ultrathin (sub-5 nm) hafnia layer were successfully fabricated, increasing the capacitance from the conventional ~200 to ~2000 nF cm<sup>-2</sup>, enabling the condensation of up to  $4.6 \times 10^{+13}$  charges cm<sup>-2</sup> without significant current leakage. By using a 3 nm platinum layer as both the electrode and catalyst, we eliminated the need for a carbon layer, thus simplifying the fabrication process. While this catalytic condenser geometry provides a more straightforward model for studying charge dynamics, we also developed additional architectures designed to maximize the ratio of condensed charge to platinum atoms.

A simplified graphene transfer process using paraffin as the mechanically reinforcing layer was developed, allowing SLG to serve as the charge distributor. This advancement enabled the deposition of a very thin (5 Å) layer of platinum that would otherwise lack sufficient electrical conductivity. Quantum capacitance effects were observed in graphene-only devices (p-Si/HfO<sub>2</sub>/SLG) with ultrathin hafnia, resulting in capacitances lower than those predicted by parallel plate models or observed with platinum-only electrodes.

To ensure that the condensed charge is concentrated in the catalytic active phase, we introduced the concept of blanket catalytic condensers. In this architecture, a minimal amount of the catalyst (0.5 nm) was directly deposited onto the dielectric, with its electrical connection maintained by transferring an SLG film on top. This approach yielded the expected geometrical capacitance. Finally, we adapted the blanket condenser concept for application in catalysis by replacing the SLG with an ex-situ fabricated film of porous CNTs. We anticipate that the high capacitance and low leak currents achieved through the optimization of ultrathin hafnia, combined with the blanket catalytic condensers architecture, will significantly enhance charge modulation at catalytic sites.

## Methods:

**ALD:** All catalytic condensers were fabricated on 4" p-doped silicon wafers (p-Si) (WaferPro, resistivity  $\leq 0.005$  Ohm-cm). HfO<sub>2</sub> was deposited on the p-Si with a Cambridge Nanotech Savannah 200 ALD machine. The ALD process involved alternating pulses of water ( $t = 15$  ms) and tetrakis(dimethylamido) hafnium (TDMAH,  $t = 120$  ms) with purge times between pulses varying from 1 to 15 s and at temperatures ranging from 100 to 275 °C. To achieve various hafnia thicknesses, the number of ALD cycles was varied from 50 to 750, with an average deposition rate observed of 0.9 Å per cycle.

**Ellipsometry:** Hafnia thicknesses were measured using a Semilab SE2000 ellipsometer. Measurements were collected at incidence angles from 65-75 degrees. Semilab's spectroscopic ellipsometry analyzer (SEA) software was used to model the stack as a single HfO<sub>2</sub> layer. Thickness measurements across all four wafer quadrants had measured thicknesses within 0.1 nm.

**E-Beam:** Platinum was deposited at 0.2 Å s<sup>-1</sup> with an electron beam evaporator system (AJA International ATC-E HV Series). The wafer was divided into multiple  $\sim 2$  cm<sup>2</sup> condensers with the use of a polyimide shadow mask (Figure S11).

**Graphene transfer:** Monolayer graphene grown by CVD on copper foil (General Graphene Corporation) was cut into  $\sim 2$  cm<sup>2</sup> pieces and spin-coated with a mixture of 75% cyclohexane and 25% paraffin heated to 50 °C. Subsequently, the copper foil was etched using a bath of 0.5 M FeCl<sub>3</sub> for 1 hour. The remaining metal ions were removed using a solution of 0.1 M HCl for 1 hour. Finally, the graphene was transferred to a DI water bath and scooped onto p-Si/HfO<sub>2</sub>. After drying overnight, the paraffin top layer was removed using hexane heated to 60 °C. Details for the main steps are highlighted in Figure S12.

**CNT film fabrication and transfer:** Multiwalled carbon nanotubes (Cheaptubes), with outer diameters of less than 8 nm and lengths ranging from 10 to 30 μm, were dispersed in water containing CTAB (0.01% w/w) relative to the CNT mass. The dispersion was achieved via sonication to create a 10% solution. Small aliquots (200 μL) were taken from this mother solution and further diluted in water (200 mL) and further sonicated for 30-60 min. The solution was finally filtered onto a Mixed Cellulose Ester filter (MCE) with 200 nm pores (Merck). Upon drying the filter was dissolved in acetone and the CNT film was transferred onto the p-Si/HfO<sub>2</sub>/Pt.

**Capacitance quantification:** Capacitance measurements were performed at room temperature on a custom stage (Figure S13) where aluminum foil contacts the bottom electrode, and a conductive rubber is used to make gentle contact with the top electrode. Capacitance was measured with cyclic voltammetry from -1 to +1 V (scan rate 1 V s<sup>-1</sup>, Gamry Interface 1010B Potentiostat). Gamry's surface measurement mode, designed for measuring capacitance, was used to integrate the total amount of charge passed during each voltage step.

**Raman:** Raman measurements were carried out using a Renishaw Invia Reflex Raman Confocal Microscope equipped with a 532 nm wavelength laser operating at 50 mW power. A manual background subtraction was performed using a spline function before analyzing the D, G, and 2D peaks of graphene.

**XRD:** Grazing incidence X-ray diffraction (GIXRD) measurements were performed using a Rigaku Smartlab diffractometer equipped with a scintillation counter 0D detector and a copper target operating at 45 kV and 200 mA, utilizing Cu K $\alpha$  radiation ( $\lambda = 1.5406$  Å). The measurements were conducted in parallel beam mode, with an incident angle of 0.5° and an incident slit height of 0.06 mm.

**AFM:** AFM profiles were measured by an Asylum Research Cypher VRS atomic force microscope using the force-modulation technique (tapping mode). Probes were standard Si cantilevers purchased from Oxford instruments with a spring constant of 26 N m<sup>-1</sup>. The measurements of the mean surface roughness were acquired from a few randomly chosen sections in the AFM images of 1 μ x 1 μ area.

**SEM:** SEM images were taken on a high-resolution Zeiss Merlin at 1-2 kV and 149 pA current. Everhart Thornley Secondary Electron Detector was employed and the working distance ranged from 2 to 7 mm.

**FIB lamella preparation:** The focused-ion beam (FIB) lamella was prepared using a FEI Helios Nanolab 600 Dual Beam System. To protect the p-Si/HfO<sub>2</sub>/Pt sample, a carbon protective layer was first deposited using the electron beam, forming a box with dimensions of (2, 15, 2) μm (x, y, z). This was followed by an additional carbon layer of the same size, deposited using the ion beam for enhanced protection. Rough trenching around the area of interest was performed using gallium ions at 30 kV and 21 nA, while the final thinning cuts were made at 5 kV and 47 pA to achieve the desired lamella thickness.

**STEM-HAADF:** High-angle annular dark field (HAADF) STEM imaging, along with energy dispersive spectroscopy (EDS), were performed using an aberration-corrected Thermo Fisher Scientific Themis G3, equipped with Super-X EDS detectors. The imaging and spectroscopy were carried out at 200 kV, with a probe convergence semiangle of 19 mrad and beam current ranging from 80 to 150 pA. The HAADF imaging utilized an annular collection angle of 70-200 mrad.

**Conflicts of interest:** These authors declare no conflicts of interest.

**Acknowledgements:** This work was supported as part of the Center for Programmable Energy Catalysis, an Energy Frontier Research Center funded by the U.S. Department of Energy, Office of Science, Basic Energy Sciences at the University of Minnesota under award #DE-SC0023464. This work was supported by the Schmidt Science Fellowship. This work was carried out in part through the use of MIT.nano's facilities. We especially thank Kurt Broderick for sharing his expertise on ALD and Gary Riggott for sharing his expertise on E-beam deposition.

## References:

- [1] S. J. Tauster, S. C. Fung, R. T. K. Baker, J. A. Horsley, *Science (1979)* **1981**, *211*, 1121.
- [2] Y. Lykhach, S. M. Kozlov, T. Skála, A. Tovt, V. Stetsovych, N. Tsud, F. Dvořák, V. Johánek, A. Neitzel, J. Mysliveček, S. Fabris, V. Matolín, K. M. Neyman, J. Libuda, *Nat. Mater.* **2016**, *15*, 284.
- [3] T. W. van Deelen, C. Hernández Mejía, K. P. de Jong, *Nat. Catal.* **2019**, *2*, 955.
- [4] S. Jung, C. Pizzolitto, P. Biasi, P. J. Dauenhauer, T. Birol, *Nat. Commun.* **2023**, *14*, 7795.
- [5] Y. M. Psarellis, M. E. Kavousanakis, P. J. Dauenhauer, I. G. Kevrekidis, *ACS Catal.* **2023**, *13*, 7457.
- [6] T. M. Onn, S. R. Gathmann, Y. Wang, R. Patel, S. Guo, H. Chen, J. K. Soeherman, P. Christopher, G. Rojas, K. A. Mkhoian, M. Neurock, O. A. Abdelrahman, C. D. Frisbie, P. J. Dauenhauer, *JACS Au* **2022**, *2*, 1123.
- [7] T. M. Onn, S. R. Gathmann, S. Guo, S. P. S. Solanki, A. Walton, B. J. Page, G. Rojas, M. Neurock, L. C. Grabow, K. A. Mkhoian, O. A. Abdelrahman, C. D. Frisbie, P. J. Dauenhauer, *J. Am. Chem. Soc.* **2022**, *144*, 22113.
- [8] M. A. Ardagh, T. Birol, Q. Zhang, O. A. Abdelrahman, P. J. Dauenhauer, *Catal. Sci. Technol.* **2019**, *9*, 5058.
- [9] P. J. Dauenhauer, M. A. Ardagh, M. Shetty, A. Kuznetsov, Q. Zhang, P. Christopher, D. G. Vlachos, O. A. Abdelrahman, *Chem. Sci.* **2020**, *11*, 3501.
- [10] M. Cao, D. B. Xiong, L. Yang, S. Li, Y. Xie, Q. Guo, Z. Li, H. Adams, J. Gu, T. Fan, X. Zhang, D. Zhang, *Adv. Funct. Mater.* **2019**, *29*, 1806792.
- [11] K. R. Oh, T. M. Onn, A. Walton, M. L. Odlyzko, C. D. Frisbie, P. J. Dauenhauer, *ACS Appl. Mater. Interfaces* **2024**, *16*, 684.
- [12] K. R. Oh, A. Walton, J. A. Chalmers, J. A. Hopkins, J. R. Canavan, T. M. Onn, S. L. Scott, C. D. Frisbie, P. J. Dauenhauer, *ACS Mater. Lett.* **2024**, *6*, 3478.
- [13] T. M. Onn, K.-R. Oh, D. Z. Adrahtas, J. K. Soeherman, J. A. Hopkins, C. Daniel Frisbie, P. J. Dauenhauer, *ACS Nano* **2023**, *18*, 983.
- [14] J. Robertson, *EPJ Appl. Phys.* **2004**, *28*, 265.
- [15] J. Robertson, *J. Vac. Sci. Technol., B* **2000**, *18*, 1785.
- [16] B. H. Lee, L. Kang, R. Nieh, W. J. Qi, J. C. Lee, *Appl. Phys. Lett* **2000**, *76*, 1926.
- [17] S. Gieraltowska, L. Wachnicki, P. Dłuzewski, B. S. Witkowski, M. Godlewski, E. Guziewicz, *Materials* **2023**, *16*, 4077.
- [18] J. C. Park, C. I. Choi, S. G. Lee, S. J. Yoo, J. H. Lee, J. H. Jang, W. H. Kim, J. H. Ahn, J. H. Kim, T. J. Park, *J. Mater. Chem. C* **2022**, *11*, 1298.
- [19] K. Kukli, T. Pilvi, M. Ritala, T. Sajavaara, J. Lu, M. Leskelä, *Thin Solid Films* **2005**, *491*, 328.
- [20] D. J. Griffiths, *Introduction to Electrodynamics*, Pearson, **2017**.
- [21] A. Callegari, E. Cartier, M. Gribelyuk, H. F. Okorn-Schmidt, T. Zabel, *J. Appl. Phys.* **2001**, *90*, 6466.
- [22] H. Kato, T. Nango, T. Miyagawa, T. Katagiri, K. S. Seol, Y. Ohki, *J. Appl. Phys.* **2002**, *92*, 1106.
- [23] P.-G. Mani-Gonzalez, M.-O. Vazquez-Lepe, F. Espinosa-Magaña, A. Herrera-Gomez, *J. Vac. Sci. Technol., A* **2013**, *31*, 010601.
- [24] O. Renault, D. Samour, J.-F. Damlencourt, D. Blin, F. Martin, S. Marthon, N. T. Barrett, P. Besson, *Appl. Phys. Lett.* **2002**, *81*, 3627.
- [25] J. Zhou, Z. Zhou, L. Jiao, X. Wang, Y. Kang, H. Wang, K. Han, Z. Zheng, X. Gong, in *2021 IEEE International Electron Devices Meeting (IEDM)*, **2021**, pp. 13.4.1-13.4.4.
- [26] J. Kang, D. Shin, S. Bae, B. H. Hong, *Nanoscale* **2012**, *4*, 5527.
- [27] Y. Chen, X. L. Gong, J. G. Gai, *Adv. Sci.* **2016**, *3*, 1500343.
- [28] A. Pirkle, J. Chan, A. Venugopal, D. Hinojos, C. W. Magnuson, S. McDonnell, L. Colombo, E. M. Vogel, R. S. Ruoff, R. M. Wallace, *Appl. Phys. Lett* **2011**, *99*, 122108.
- [29] H. Zheng, R. K. Smith, Y. W. Jun, C. Kisielowski, U. Dahmen, A. Paul Alivisatos, *Science* **2009**, *324*, 1309.
- [30] X. Li, Y. Zhu, W. Cai, M. Borysiak, B. Han, D. Chen, R. D. Piner, L. Colombaro, R. S. Ruoff, *Nano. Lett.* **2009**, *9*, 4359.
- [31] A. Reina, H. Son, L. Jiao, B. Fan, M. S. Dresselhaus, Z. F. Liu, J. Kong, *J. Phys. Chem. C* **2008**, *112*, 17741.
- [32] W. S. Leong, H. Wang, J. Yeo, F. J. Martin-Martinez, A. Zubair, P. C. Shen, Y. Mao, T. Palacios, M. J. Buehler, J. Y. Hong, J. Kong, *Nat. Commun.* **2019**, *10*, 867.
- [33] S. Huang, M. Dakhchoune, W. Luo, E. Oveisi, G. He, M. Rezaei, J. Zhao, D. T. L. Alexander, A. Züttel, M. S. Strano, K. V. Agrawal, *Nat. Commun.* **2018**, *9*, 2632.
- [34] C. Zhan, J. Neal, J. Wu, D. E. Jiang, *J. Phys. Chem. C* **2015**, *119*, 22297.

- [35] J. Xia, F. Chen, J. Li, N. Tao, *Nat. Nanotechnol.* **2009**, *4*, 505.
- [36] Neil W. Ashcroft, N. D. Mermin, *Solid State Physics*, Saunders College Publishing, **1976**.
- [37] P. Z. Sun, Q. Yang, W. J. Kuang, Y. V. Stebunov, W. Q. Xiong, J. Yu, R. R. Nair, M. I. Katsnelson, S. J. Yuan, I. V. Grigorieva, M. Lozada-Hidalgo, F. C. Wang, A. K. Geim, *Nature* **2020**, *579*, 229.